

## श्री माता वैष्णो देवी विश्वविद्यालय SHRI MATA VAISHNO DEVI UNIVERSITY

Kakryal, Katra – 182320 (J&K)
(A State University Recognized u/s 2(f) & 12(B) of UGC Act, 1956)

No. SMVDU/R&D/24/3149-3157

Dated: 30.10.2024

## **NOTIFICATION**

It is hereby notified that the Ph.D. thesis of Ms. Tabassum Khurshid (Entry No. 20DEC001), Ph.D. student, School of Electronics & Communication Engineering, Faculty of Engineering, entitled "DESIGN AND ANALYSIS OF MULTI-VALUED DIGITAL LOGIC CIRCUITS" which was submitted under the supervision of Dr. Vikram Singh, Assistant Professor, School of Electronics & Communication Engineering; for the award of Ph.D. degree, has been accepted on the recommendations of Ph.D. Thesis Defense Committee of the University on 28.10.2024, and she is declared eligible for the award of Ph.D. degree w.e.f. 29.10.2024.

The degree will be conferred on her in the next Convocation of the University.

Registrar

## Copy to:

- 1. Dean, Faculty of Engineering, for information.
- 2. I/c Head, School of Electronics & Communication Engineering, for information.
- 3. Finance Officer, for information.
- 4. Dr. Vikram Singh, Assistant Professor, School of Electronics & Communication Engineering, for information.
- 5. Faculty I/c Central Library, for information & uploading the final version of thesis on Shodh Ganga website.
- 6. Faculty I/c Website, for uploading on University Website.
- 7. Assistant Registrar, Vice Chancellor's Secretariat, for kind information of the Hon'ble Vice Chancellor.
- 9. Concerned file/Notification file.