



**Shri Mata Vaishno Devi University**  
**Consolidated Result of B.Tech.(ECE) – 2<sup>nd</sup> Year, Second Semester, Jan-May, 2016**  
**Dated: 12/07/2016**

S No.	ENTRY_NO	STUDENT_NAME	CGPA	SGPA	CREDIT_EARNED	BACKLOG_LIST
1	14BEC015	ANKITA GUPTA	8.93	9.17	91	NIL
2	14BEC016	APARNA DHAR	8.70	9.04	91	NIL
3	14BEC030	NAVNEET KOUR	8.42	8.70	91	NIL
4	14BEC051	SHOBHANA SRIVASTAVA	8.27	8.17	91	NIL
5	14BEC027	KM JYOTI RAI	8.22	8.04	91	NIL
6	14BEC003	ABHILASHA VERMA	8.14	8.30	91	NIL
7	14BEC018	AVINASH SHARAN MISHRA	8.11	8.09	91	NIL
8	14BEC039	RAGHAV GUPTA	8.00	8.30	91	NIL
9	14BEC047	ROHIT KUMAR	7.96	8.30	91	NIL
10	14BEC001	AASTHA GUPTA	7.82	7.96	91	NIL
11	14BEC038	PRANAV SHARMA	7.79	7.65	91	NIL
12	14BEC029	MANSHA BHANDARI	7.62	7.96	91	NIL
13	14BEC032	KM NIDHI VERMA	7.54	7.35	91	NIL
14	14BEC025	JHANVI KATOCH	7.36	7.78	91	NIL
15	14BEC052	SHUBHAM KUMAR	7.36	7.83	91	NIL
16	14BEC045	RISHAV KUMAR SHARMA	7.25	7.61	91	NIL
17	14BEC033	NIKESH	7.19	7.43	91	NIL
18	14BEC036	NISHU DAMRAL	7.18	7.43	91	NIL
19	14BEC040	RAHUL YADAV	7.16	7.48	91	NIL
20	14BEC006	ABHISHEK KUMAR SINHA	7.15	7.39	91	NIL
21	14BEC041	RAKESH KUMAR	7.13	7.52	87	* ECL 2151 Analog Communication Engineering(4)
22	14BEC037	NISHU RANA	7.08	7.48	91	NIL
23	14BEC028	MANISH	7.03	7.13	91	NIL
24	14BEC043	RIDHAM SATTI	7.02	7.48	91	NIL
25	14BEC056	SUNAKSHI SHARMA	7.01	7.35	91	NIL
26	14BEC054	SUCHET SHARMA	6.98	6.35	91	NIL
27	14BEC034	NIKIT KOHLI	6.95	7.65	91	NIL
28	14BEC004	ABHINAV SHUKLA	6.78	7.00	91	NIL
29	14BEC046	RITIKA PATIDAR	6.71	7.00	91	NIL

Prepared by  
Sd/-

Checked by  
Sd/-

Verified by  
Sd/-

Sd/-

JA/OA (A&R)

SO (A&R)

AR (A&R)

I/c Associate Dean (AA)



**Shri Mata Vaishno Devi University**  
**Consolidated Result of B.Tech.(ECE) – 2<sup>nd</sup> Year, Second Semester, Jan-May, 2016**  
**Dated: 12/07/2016**

30	14BEC053	SHUBHAM MISHRA	6.68	5.52	84	* ECL 2071 Digital System Design using VHDL( 4) * PCL 2042 Introduction to Logic( 3)
31	14BEC010	AKSHITA SHARMA	6.57	6.83	91	NIL
32	14BEC026	KHUSHBOO ZULFI	6.55	6.83	91	NIL
33	14BEC048	ROSHAN KUMAR YADAV	6.53	6.35	91	NIL
34	14BEC019	CHANCHAL KUMAR	6.52	7.09	91	NIL
35	14BEC058	VAIBHAV SAWHNEY	6.51	6.43	91	NIL
36	14BEC044	RISHABH SURI	6.46	5.13	87	* ECL 2071 Digital System Design using VHDL( 4)
37	14BEC014	ANKIT KUMAR	6.37	4.52	87	* ECL 2060 Microprocessor Systems( 4)
38	14BEC012	AMAN KHAJURIA	6.35	4.22	85	* ECL 2071 Digital System Design using VHDL( 4) * ECP 2071 VHDL Lab( 1) * ECP 2152 Digital Communication Engineering Lab( 1)
39	14BEC020	CHANDAN MAURYA	6.34	6.39	91	NIL
40	14BEC009	AKSHAT ANTAHAL	6.34	5.65	91	NIL
41	14BEC031	NETINTI SUBHASH	6.22	5.35	83	* ECL 2040 Electromagnetic Field Theory( 4) * ECL 2151 Analog Communication Engineering( 4)
42	14BEC024	GURMANSHAAN SINGH	6.18	5.78	80	* ECL 2040 Electromagnetic Field Theory( 4) * ECL 2071 Digital System Design using VHDL( 4) * PCL 2042 Introduction to Logic( 3)
43	14BEC042	RAKESH VERMA	6.11	5.91	83	* ECL 2040 Electromagnetic Field Theory( 4) * ECL 2151 Analog Communication Engineering( 4)
44	14BEC011	AKUL GUPTA	6.06	5.26	84	* ECL 2071 Digital System Design using VHDL( 4) * PCL 2042 Introduction to Logic( 3)
45	14BEC013	ANKIT KUMAR	5.91	4.22	80	* ECL 2071 Digital System Design using VHDL( 4) * ECL 2151 Analog Communication Engineering( 4) * PCL 2042 Introduction to Logic( 3)

Prepared by  
Sd/-

Checked by  
Sd/-

Verified by  
Sd/-

Sd/-

JA/OA (A&R)

SO (A&R)

AR (A&R)

I/c Associate Dean (AA)



**Shri Mata Vaishno Devi University**  
**Consolidated Result of B.Tech.(ECE) – 2<sup>nd</sup> Year, Second Semester, Jan-May, 2016**  
**Dated: 12/07/2016**

46	14BEC055	SUJEET KUMAR PATHAK	5.89	6.04	84	* ECL 2151 Analog Communication Engineering( 4) * PCL 2042 Introduction to Logic( 3)
47	14BEC007	AKARSHAN MAGOTRA	5.80	4.52	84	* ECL 2071 Digital System Design using VHDL( 4) * PCL 2042 Introduction to Logic( 3)
48	14BEC002	ABHIJEET KUMAR	5.61	5.46	80	* ECL 1030 Electronic Circuits & Simulation( 4) * ECL 2151 Analog Communication Engineering( 4) * PCL 2042 Introduction to Logic( 3)
49	14BEC049*	SAHIL PANDITA	WH	WH	--	--
50	14BEC060	VIVEK KUMAR	5.58	4.96	80	* ECL 2071 Digital System Design using VHDL( 4) * ECL 2151 Analog Communication Engineering( 4) * PCL 2042 Introduction to Logic( 3)
51	14BEC050	SAURABH PANDEY	5.45	2.08	49	* ECL 1030 Electronic Circuits & Simulation( 4) * ECL 2030 Linear Integrated Circuits & Applications( 4) * ECL 2040 Electromagnetic Field Theory( 4) * ECL 2060 Microprocessor Systems( 4) * ECL 2071 Digital System Design using VHDL( 4) * ECL 2151 Analog Communication Engineering( 4) * ECL 2152 Digital Communication Engineering( 4) * ECP 2020 Industrial Electronics Lab( 1) * ECP 2071 VHDL Lab( 1) * ECP 2201 Electronics Workshop Lab ( 1) * MEL 1039 Engineering Graphics with CAD( 2) * MTL 1022 Differential Equations & Vector Calculus( 3) * PCL 2042 Introduction to Logic( 3) * PHL 1011 Fundamentals of Physics( 3)
52	*14BEC059	VIVEK KUMAR	WH	WH	--	---

Prepared by  
Sd/-

Checked by  
Sd/-

Verified by  
Sd/-

Sd/-

JA/OA (A&R)

SO (A&R)

AR (A&R)

I/c Associate Dean (AA)



**Shri Mata Vaishno Devi University**  
**Consolidated Result of B.Tech.(ECE) –2<sup>nd</sup> Year, Second Semester, Jan-May, 2016**  
**Dated: 12/07/2016**

53	14BEC017	ASHUTOSH SINGH	5.27	5.48	84	* ECL 2151 Analog Communication Engineering(4) * PCL 2042 Introduction to Logic(3)
54	14BEC021	CHITIKALA VIJAY	5.26	4.96	72	* ECL 1010 Basic Electronics(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECL 2030 Linear Integrated Circuits & Applications(4) * ECL 2151 Analog Communication Engineering(4) * PCL 2042 Introduction to Logic(3)
55	14BEC005	ABHISHEK KUMAR	5.18	1.96	50	More than 10 Backlogs contact to A&R wing
56	14BEC022	DEEPAK KUMAR KASYAP	5.15	2.92	48	More than 10 Backlogs contact to A&R wing
57	14BEC023	GAJJALA SREEKANTHREDDY	5.08	3.19	73	* CSL 1021 Introduction to C Programming(3) * ECL 2030 Linear Integrated Circuits & Applications(4) * ECL 2040 Electromagnetic Field Theory(4) * ECL 2071 Digital System Design using VHDL(4) * PCL 2042 Introduction to Logic(3)
58	14BEC035	NISHANT KUMAR	5.00	2.37	55	More than 10 Backlogs contact to A&R wing

- Withheld case

Prepared by  
Sd/-

Checked by  
Sd/-

Verified by  
Sd/-

Sd/-

**JA/OA (A&R)**

**SO (A&R)**

**AR (A&R)**

**I/c Associate Dean (AA)**